The progress of VLSI technology towards deep sub-micron feature sizes, e.g., sub-100 nanometer technology, has created a growing impact of hardware defects and fabrication process variability, which lead to reductions in yield rate. To address these problems, a new approach, system-level error tolerance (ET), has been recently introduced. Considering that a significant percentage of the entire chip production is discarded due to minor imperfections, this approach is based on accepting imperfect chips that introduce imperceptible/acceptable systemlevel degradation; this leads to increases in overall effective yield. In this paper, we investigate the impact of hardware faults on the video compression performance, with a focus on the motion estimation (ME) process. More specifically, we provide an analytical formulation of the impact of single and multiple stuck-at-faults within ME computation. We further present a model for estimating the system-level performance degradation due to such faults, which can be used for the error tolerance based decision strategy of accepting a given faulty chip. We also show how different faults and ME search algorithms compare in terms of error tolerance and define the characteristics of search algorithm that lead to increased error tolerance. Finally, we show that different hardware architectures performing the same metric computation have different error tolerance characteristics and we present the optimal ME hardware architecture in terms of error tolerance. While we focus on ME hardware, our work could also applied to systems (e.g., classifiers, matching pursuits, vector quantization) where a selection is made among several alternatives (e.g., class label, basis function, quantization codeword) based on which choice minimizes an additive metric of interest.
INTRODUCTION
As semiconductor manufacturing technology advances, yield rate has decreased and it is becoming economically more difficult to produce close to 100% correct circuits as they become more highly condensed and integrated towards nanoscale. Lower yield rates can increase the chip manufacturing and verification cost and delay their time-to-market. To deal with these problems and improve yields, defect and fault tolerance techniques at the design and manufacturing stages have been widely studied and practiced.
1, 2 While these approaches aim at masking all effects of defects such that no error occurs at any output of a faulty system, a recently introduced application-oriented approach to error tolerance (ET) is based on not discarding those systems that produce erroneous yet acceptable output, 3 so that overall effective yield can be improved. ET is based on determining whether a system is acceptable or unacceptable by analyzing the system-level impact of faults and accepting minor defects which result in slightly degraded performance within some application specific ranges of acceptability. This is a particularly promising solution for highly integrated LSI chips used for video compression applications, because the analysis can exploit the limitations in human perception and the fact that compression itself is a lossy processs. However, a critical factor for this approach to be successful is to be able to cost-efficiently test and accurately predict if a defective chip will provide acceptable system-level performance without having to perform application level testing.
In our work to date we have studied the impact of hardware defects that lead to faults at circuit interconnects and soft errors produced by voltage scaling. Hardware faults such as those arising in a typical fabrication process can potentially lead to "hard" errors, since some of the functionality in the design is permanently impaired, whereas "soft" errors may arise when a circuit operates at a voltage lower than specified for the system. Our previous works 4, 5 showed that certain range of hardware defects within the motion estimation (ME) and discrete cosine transform (DCT) with quantization subsystems lead to acceptable quality degradation. We also proposed a novel ET based testing strategy for such systems. Our other recent work 6 showed that the ME process exhibits significant error tolerance in both hard and soft errors and further proposed simple error models to provide insights into what features in ME algorithms lead to increased error tolerance.
In this paper, based on the same ET concept, we further extend our previous work and provide an analytical formulation of the impact of multiple hardware faults on the motion estimation (ME) process. This provides estimates of system-level performance degradation due to such faults, which can be used in deciding whether to accept a given faulty chip. Furthermore, based on this model, we investigate the error tolerance behavior of the ME process in the presence of multiple hardware faults from both an algorithmic and a hardware architecture point of view. In comparing different motion search algorithms we observe that high performance, low complexity techniques can in fact more error tolerant than other methods. As an example, in our experiments, enhanced predictive zonal search (EPZS) 7 exhibits minimum degradation with respect to full search (FS) in the fault-free case (e.g., 0.01dB loss) but can perform significantly better in the presence of faults (e.g., up to 2.5dB gain compared to a faulty FS in some cases). When comparing different hardware architectures to perform the same metric computation, we also observe significant variations in error tolerance. We show that the optimal ME hardware architecture in terms of error tolerance is a perfectly balanced binary tree structure, which is also effective in terms of enabling parallel computation. Our simulations show that, if the optimal structure is used, the expected error due to a fault can be reduced by up to 95%, as compared to other architectures, and that more than 99.2% of fault locations within ME circuits result in less than 0.01dB performance degradation. While we focus on ME hardware, our work could also applied to systems (e.g., classifiers, matching pursuits, vector quantization) where a selection is made among several alternatives (e.g., class label, basis function, quantization codeword) based on which choice minimizes an additive metric of interest.
Our previous work as well as most previous research has relied on the single stuck-at (SA) fault assumption, which has been well-studied due to its simplicity and high fault coverage and has worked fairly well in practice. However, with decreasing feature sizes and increasingly aggressive design styles, single SA fault has become a rather restrictive model since it allows the defect to influence only one net, while defects in modern devices tend to cluster and affect multiple lines in the failing chip. Multiple SA fault model on the other hand covers a greater percentage of physical defects, and can also be used to model defects of certain different fault types such as multiple bridging faults or multiple transition faults. However, the multiple SA fault case has not been studied extensively due to the issues of complexity and functional error inter-dependency characteristics. In this paper, we present an analytical model of the system-level fault effect for any arbitrary multiple SA faults in a metric computation circuit and study error tolerance properties of the ME process at both algorithmic and hardware architecture level based on multiple SA fault assumption.
The rest of this paper is organized as follows. In Section 2, we begin with a brief description of motion estimation and a corresponding generalized hardware architecture model, followed by the formulation of multiple SA fault effect estimation problem on ME process. In Section 3, we present a model for measuring the impact of multiple SA fault on the accuracy of both the metric computation and matching process. In Section 4, we analyze and define the characteristics of ME search algorithms that lead to increased error tolerance. In Section 5, we provide analysis on ME hardware architecture pertaining to the error tolerance and show the optimal structure is perfectly balanced tree structure. Furthermore, we present experimental results and discussion on actual ET based decision example in the context of H.264/AVC, comparing different ME hardware architectures and search algorithms. Section 6 summarizes our conclusions and main results.
MOTION ESTIMATION PROCESS AND MULTIPLE SA FAULT MODEL
Block-based motion compensation is by far the most popular technique to exploit temporal redundancy in video coding, and has been adopted in many video compression standards. Block-based techniques require estimating the motion vector (MV ) of a block of pixels, which points to the best matching block in the reference picture. Throughout this paper we assume block-based techniques are used. The ME process comprises a search strategy and a matching metric computation. The search strategy aims at selecting a set of candidate MVs and then proceeds to compute the matching metric for each candidate. Finally, it selects the one that minimizes a relevant metric, e.g., the sum of absolute/squared differences (SAD/SSD), or absolute hadamard transformed differences (SAT D). After the encoder selects the MV that minimizes the cost metric, it encodes the difference block (prediction residual) between the original and motion compensated blocks. Each residual block is transformed, quantized, and entropy coded. All simulations throughout this paper were performed using the SAD metric. However, our analysis and models are generic to any distortion metric.
There are several types of hardware implementation architectures 8 for computing a ME matching metric, with different levels of parallelism. We will refer to them as matching metric computation (MMC) architectures. Figure 1 illustrates a few examples of MMC architectures 8 which can be viewed as arrays of cascaded adders and represented as binary tree graphs, where each inner node represents an adder, an edge connecting two inner nodes represents a data bus, and a leaf node corresponds to the processing element (PE) that computes the pixel-level prediction error, e.g., absolute/squared difference for SAD/SSD metric.
Throughout this paper we consider only faults in the interconnect data bus that affect the data transfer between PEs within a ME hardware architecture. These interconnect faults are modeled with the stuck-at (SA) fault model, a well-known structural fault model that assumes that the design contains a fault that will cause a line in the circuit to behave as if it is permanently stuck at a logic value 0 (stuck-at-0 fault) or 1 (stuck-at-1 fault). The SA fault model covers 80-90% of the possible manufacturing defects in CMOS circuits, 9 such as missing features, source-drain shorts, diffusion contaminants, and metallization shorts, oxide pinholes, etc. the selected and best MV , respectively . Since MP errors do not occur for all blocks, we also define the block MP error rate (P E = prob(MV f = MV min )) which represents how often these MP errors occur, and the block
, where D(MV f ) and D(MV min ) are the computed costs corresponding to MV f and MV min respectively). S E represents the additional error energy in the residual block due to faults in the motion estimation process.
FAULT EFFECT MODELING FOR MOTION ESTIMATION
In this section we present a complete analysis of the effect of interconnect faults in a ME system. We start by providing a model to capture the effect of any fault (or combination of multiple faults) on the matching metric (SAD). We then describe how these errors in metric computation lead to errors in the matching process. Our motivation is twofold. First, we will use this analysis to predict the behavior of ME algorithms and MMC architectures in the presence of faults (see Sections 4 and 5, respectively). Second, this analysis is a required step towards developing comprehensive testing techniques to identify acceptable error behavior. In particular, it will provide tools to tackle multiple fault scenarios, by discarding specific sets of faults (e.g., when one of the multiple faults is by itself unacceptable), establishing equivalence classes across faults (e.g., cases when dependent and independent faults may have the same impact), or determining how the parameters of the faults involved affect overall behavior (e.g., multiple faults with similar parameters may lead to relatively worse errors than sets of faults with differing characteristics).
Multiple Fault Effect Modeling for Metric Computation
Each SA fault in any MMC architecture can be fully characterized by three attributes, a) the fault type t ∈ {0, 1} (SA0 or SA1), b) the bit position of the faulty data line p ∈ {0, · · · , P } where 0 and P correspond to the LSB and MSB of faulty data bus respectively, depending on the MMC architecture, and c) the position of that data bus. The last attribute can be parameterized as a ratio α ∈ (0, 1 ] of the number of leaves in the subtree rooted at a faulty edge Figure 1 (right), if a fault is positioned at (x), its corresponding α, say α (x) is 1. Similarly, α (y) = 1/2 and α (z) = 1/8 and so forth. Therefore each fault i can be represented as
Note that these fault parameters completely capture the fault effect, so that two faults with the same parameters in two different architectures have, on average, the same effect.
Consider an interconnect fault i affecting a data bus. If the input to the data bus is x then we can represent the effect of the fault as a function h i (x)
x − x, wherex is the output of the faulty data bus. For fault parameters p i and t i the shift induced by SA fault i can then be described as
, where
where N 0 denotes the set of non-negative integers. Note that h i (x) is a function of x, i.e., an intermediate term in the computation of the final matching metric cost D. Thus, modeling the final observed metric computation error would in principle require modeling the distribution of intermediate values x for a given D. Instead, as a simplification, we assume that, on average and for a given α i and D, we will tend to have x ∼ = αD, i.e., the intermediate metric value x at the fault position is proportional to the number of pixel-errors accumulated up to that position * . With this approximation we define the error at the output corresponding to fault i as
, which can be written as:
where
α i * This would hold if pixel-errors were iid with mean dependent on D. However, based on the generalized central limit theorem even if there exist some weak dependencies between pixel-errors, this still holds true if none of pixel-error variables exert a much larger influence than the others. (2)), according to the dependency relation of a given set of faults as shown above, where D denotes the final cost value (e.g., SAD). However, when we consider multiple SA faults, ∆ (D) cannot be accurately modeled unless extra information regarding the dependency relation between faults is also provided. In other words, two sets of faults with identical fault configurations,
depending on the dependency relation between faults. Figure 2 illustrates simple examples of multiple faults with different dependencies. If faults are placed serially in the same computation path, the output of previous faults along the path could affect the input to the following fault position. We refer to such faults as dependent faults (Figure 2(a) ). Note that the relative position of the faults in the architecture matters, i.e., the computations closer to the root of the tree are affected by the errors introduced closer to the leaves, but not the other way around. On the other hand, if faults are placed in separate paths such that the output of each fault position is independent from one another, we refer to them as independent faults (Figure 2(b) ). In order to formulate ∆ (D) for any given set of faults with arbitrary fault dependency relations, we first introduce ( F, +, ), an algebraic structure where the elements of F are periodic piecewise constant functions which are closed under two operations { +, }. The operator + denotes linear function addition and denotes a function composition operator defined as
This operator combines f (x) and g (x), where the input to g (x) depends on the output of f (x). These two operators { +, } essentially combine two MC error functions for two different sets of faults into one function providing the total cost shift incurred by both sets of faults. If two sets of faults are independent, the overall error function is the sum of the two error functions corresponding to each set of faults, thus the + operator is used. Similarly, the operator is applied when two sets of faults are dependent. 
Since the operator is noncommutative and nondistributive over addition, order is important in computing ∆ (D). Based on its fault dependency graph (examples are shown in Figure 2 which can be also represented as a tree in which each node i correspond to a fault i), ∆ (D) need to be updated iteratively at each node i of the tree from the leaves towards the root by combining each H i (D). The combination process at each node i is performed using + and operators to combine siblings ({∆ j (D)} j∈Ji ) and children ( j∈Ji ∆ j (D)) with parent (H i (D)), respectively, where ∆ i (D) represents the updated ∆ (D) for a subtree rooted at node i and J i is a set of all child nodes of node i.
Therefore for a given arbitrary set of multiple SA faults, we can obtain MC error function ∆ (D) which indicates whether there is a MC error (∆ = 0) and how much shift occurred due to faults (∆ =D − D) for any given final cost value D. Note that once we obtain MC error function (∆ (D)), the dependency relation does not have to be reconsidered afterwards.
Multiple Faults Effect Modeling for the Matching Process
SA faults alter the computed cost valuesD = D + ∆ (D) according to the MC error function which we have analytically formulated in the previous section. However, this does not necessarily lead to matching process (MP ) errors, which is the case where the selected candidate MV (MV f ) based on the altered cost valueD is not equal to the best MV (MV min ). A MP error occurs if and only if,
In this section, based on the MC error function ∆ (D) we model the MP error with two assumptions: i) minimum SAD follows a distribution P minSAD which has different characteristics for different classes of video sequences (e.g., low motion vs. high motion video), and ii) the set of candidates N to be tested for the matching process can be modeled as N iid samples drawn from a distribution P SAD . Based on these two assumptions, for a given ∆ (D), MP error rate P E and the expected MP error significanceĒ are formulated as follows.
SA faults shift all computed costs by ∆ (D) which in turn alter P SAD intoP SAD wherê N that gives the probability that shifted cost values of all N candidates fall higher thanD. Then we can represent MP error rate for a given minSAD (denoted as D min ) as P E|Dmin = 1 − ξ N (D min ). Therefore,
Similarly, expected value of MP error significance for a given D min can be represented as
where Similarly, the expected MP error can be expressed as 
ERROR TOLERANCE OF MOTION ESTIMATION SEARCH ALGORITHMS
In Section 3, we introduced a function, ∆ (D), to model the distortion in metric computation caused by a given set of multiple SA faults. Based on this model, we modeled the impact of faults on matching process by additionally considering the interaction between ∆ (D) and the characteristics of a candidate set in terms of the number N and quality (distribution P SAD ). These attributes can be largely controlled by the ME search algorithm design while ∆ (D) is determined solely by fault parameters i.e., locations, types, and dependencies. Therefore, in this section, based on our previous studies of MP error we define the characteristics of the search algorithm that lead to increased error tolerance and show how fault parameters and design choices made for the search process are related in terms of error tolerance. Note that our interest is not in accurate modeling of ME search algorithms but in characterizing their average behavior with respect to the parameters of our interest that are related to the error tolerance property.
The multiple faults effect model for the matching process in terms of P E andĒ in (5), (6) shows that error robustness depends on both the number N and quality P SAD of the candidates tested by ME algorithm. Note that both P E andĒ are a function of
N , which is the only term associated with N . Since ξ N (d) decays exponentially as a function of N , for large enough N the difference in performance between different N values is negligible. Thus, in practice, for values of N encountered in most practical algorithms (e.g., N > 10) differences in overall error behavior are mostly determined by differences in quality of the candidates, rather than their number.
As to the quality of the candidates, P SAD in our model, we approximate it by the range of P SAD distribution (a coverage of SAD values) defined as ∆SAD = maxSAD − minSAD based on two reasons: i) Although it varies from block to block, our experiments show that average distribution given the same ∆SAD exhibits close to uniform distribution, and ii) error region bounding interval τ defined in (7) over which both P E andĒ expectation computations are performed is bounded by ∆SAD. In other words, both P E andĒ can be directly controlled by ∆SAD. Therefore, we approximate the quality of the candidates with one parameter ∆SAD in this section for the purpose of studying error tolerance property of ME algorithms since it generally captures the main feature of P SAD that is most related to the P E andĒ.
For given M multiple faults, there can be 2 M different τ values τ i ∈ T = {τ |τ = r − minR S , r ∈ R S }. If ∆SAD > τ i ∀ i, both P E andĒ are determined dominantly by ∆ (D) function but not by ∆SAD. In other words, if a set of faults has all small p i which decides R S and consequently T , the choice of ME algorithm will not change the impact of faults and the impact itself of such faults is generally already insignificant due to their small p i . Figure 6 (left) shows that three ME algorithms with different ∆SADs result in similarĒ for small p. On the other hand, if ∆SAD < τ i ∃ i, then τ i = ∆SAD ∀ i ∈ { i | τ i > ∆SAD}, resulting the error region bounding interval τ i for P E andĒ computation to be bounded by ∆SAD for some region of D. Therefore, the choice of ME algorithm can influence the impact of faults considerably. If ∆SAD < τ i , ∀ i, all τ i are completely bounded by ∆SAD and the error depends primarily on ∆SAD. Figure 5 illustrates our conclusions drawn from our model for a single SA fault case. It shows that P E andĒ increase almost exponentially with ∆SAD and saturate when ∆SAD reaches τ = 2 p while the impact of N is minimal especially for large N .
Therefore, if our goal is to choose an ME algorithm that reduces the impact of faults, we should choose one such that typical sets of MV candidates are as close as possible to optimal value (i.e., small ∆SAD). In practice, search algorithms satisfying this characteristic also show significant complexity reduction (small N ) without having to compromise with the performance.
To evaluate the impact of ME algorithm on error tolerance, three representative ME search algorithms, full search (FS), three step search (TSS), 10 and enhanced predictive zonal search (EPZS) 7 are tested as they provide different combinations of N and ∆SAD parameters. FS exhaustively searches all candidates within the search window, and thus has the largest number of candidates N F S and SAD range ∆SAD F S . TSS successively evaluates sparsely distributed candidates and tries to follow the direction of minimum distortion to locate the smallest SAD. Although the number of candidates N T SS is small, its SAD range ∆SAD T SS remains relatively large. On the other hand, EPZS, a state of the art ME algorithm, considers a combination of optimized predictors and refinement process to locate the minimum distortion location. Unlike TSS, both the number of candidates N EP ZS and SAD range ∆SAD EP ZS tend to be quite small. As an example, when a search window of ±32 is used, N F S = 4225, N T SS = 41, and N EP ZS = 8.8 on average for F oreman CIF sequence. For the same sequence, we have ∆SAD F S = 1.5 × ∆SAD T SS = 9.75 × ∆SAD EP ZS on average. These properties are illustrated in Figure 6 (top), which shows the distribution of the SADs for all candidates of a given block, sorted by magnitude.
With these three algorithms, various sequences were tested with a series of fault parameters using a H.264 /MPEG-4 AVC baseline encoder. Only 16x16 block partitions, a single reference, and only integer-pel search were used for ME. Note that all experimental results presented from this point forward were performed under these same constraints. Figure 6 (left) provides the comparison of three algorithms in terms of PSNR degradation ‡ due to a single SA fault with different parameters α and p while Figure 6 (right) depicts their RD performance. The CIF resolution Foreman sequence was used for both graphs and other sequences tested showed similar results. ‡ BDPSNR (Bjontegaard Delta PSNR)
11 was used to calculate average PSNR difference between RD curves. Figure 1 ) show the minimum expected error introduced by a single SA fault.
Our experimental results are consistent with our earlier conclusions that the fault location parameters p and α mainly determines the fault impact on ME performance while for a given fault location, ME algorithm operating on smaller ∆SAD reduces the fault impact.
OPTIMAL ME HARDWARE ARCHITECTURE FOR ERROR TOLERANCE
In addition to any error tolerance provided by a ME algorithm, the different MMC architectures can also significantly influence the degree of error tolerance. For example,Ē can be reduced by more than 95% if a type-3 MMC architecture is used instead of type-1 (shown in Figure 1 ), when 16 × 16 block size is used for ME. In this section we show that MMC architecture with a perfectly balanced binary tree § structure (type-3) provides the highest error tolerance to SA faults.
As shown previously in Figure 1 , there are several types of MMC architectures with different levels of parallelism, which can be grouped into either whole-block based (type-1,2,3) and sub-block based (type-4) structures. While whole-block based architectures allow more parallelized form, sub-block based ones reuse the architecture multiples times to perform whole block error computation. These two types of structures provide different error tolerance behavior and will be discussed separately. From here on, we omit the term "whole-block based" unless required for clarity.
Based on the fact that all MMC architectures have the same number of data buses and bit lines and the general assumption that random defects are distributed with equal probability across the ME circuit, the probability of fault occurrence is equal for all architectures. Therefore the expected value of additional error energy introduced by a single SA fault, E Ē |SSAF indicates the error tolerance level of a given MMC architecture in the presence of a single SA fault. It can be represented as,
·Ē α § a full binary tree in which all leaves are at depth n or n-1 for some n. whereĒ αi = pj ∈Pα iĒ (α i , p j ) which is the same for all MMC architecture given α i . A k and P αi are the set of all data bus in MMC circuit k and of all bit lines belong to data bus α i respectively. q is a probability of having a fault at certain position and it is equal probability over all fault locations. p (α) denotes the distribution of α and it is determined by the MMC architecture. Based on our fault effect model studied in Section 3,Ē increases linearly with the fault parameter α with an assumption that both P SAD (D) and P minSAD (D) are uniform distributions over the entire range of D. Then, arg min
which is equivalent to the average depth of the binary tree that corresponds to the MMC architecture k. If p k (α) determined by the MMC architecture k minimizes E Ē |SSAF , it also minimizes the average depth of the binary tree corresponding to that MMC architecture k. Therefore the MMC architecture corresponding to the binary tree with minimum average depth ¶ (perfectly balanced binary tree) leads to the highest error tolerance and furthermore also maximize parallel computation. This conclusion holds more strongly whenĒ increases with α superlinearly which is the case in practice as the above assumption is not generally true (Figure 7 (left) ) mainly due to the P minSAD (D) distribution being more concentrated at the lower D such that minimum SAD becomes more likely to fall in the error region of ∆ (D) function with higher α. More specifically, the relative reduction rate ofĒ of the type-3 MMC structure compared to the others increases if the increasing rate ofĒ vs. α is higher (e.g., exponential vs. linear increase) or if N increases . Figure 7 illustrate howĒ increases with α (left) and with average binary tree depth describing different MMC architecture (right) for different ME algorithms in actual simulation.
The same conclusion holds true for the multiple SA faults case although a formal argument establishing this property is somewhat involved, but its validity is essentially a consequence of the fact thatĒ is an increasing function with each α i of {f i } M i=1 . Figure 8 shows how the percentage of unacceptable SSA fault locations given a MMC structure and search algorithm varies with the acceptance decision thresholds. It also provides comparison for three representative MMC architectures and search algorithms for the same process. This simulation result shows that even if ¶ sketch of proof: a binary tree with N leaves in which the difference between maximum and minimum depths Dmax − Dmin is greater than 1, can be reformed into the perfectly balanced tree by iteratively moving two leaves at D acceptance decision threshold is as small as 0.01dB * * , still more than 99% of fault locations produce imperceptible degradation. In other words, more than 99% of defective ME circuits with SSA fault having type-3 architecture only produce less than 0.01dB degradation. This result confirms that the MMC architecture can affect the system level error tolerance property quite significantly.
Similarly for sub-block based MMC architectures which reuses its structure L times to perform one whole block error computation, the expected error for a SA fault f i can be represented as
Since a single SA fault in sub-block based structure has the same effect as that of L multiple independent SA faults with the same fault parameters in whole block based one, its impact increases by a factor of L. Therefore the fault impact for the sub-block based architectures increases exponentially with L, resulting in reduced error tolerance compared to the whole block based ones.
CONCLUSIONS
Based on the system-level error tolerance concept, this paper has proposed a model for estimating the impact of multiple hardware faults on the motion estimation process, which can be used for the ET based decision strategy of accepting a given faulty chip. Furthermore, based on this model, we investigated the error tolerance behavior of ME process in the presence of multiple hardware faults from both an algorithmic and a hardware architecture point of view by defining the characteristics of the search algorithm and hardware architecture that lead to increased error tolerance. We showed that error robustness depends on the number and quality of the candidates tested by ME algorithm but the quality primarily influences ET level. We also showed that the optimal ME hardware architecture in terms of error tolerance is perfectly balanced tree structure.
